




Evaluating an Open-Source EDA Toolchain

GOALS	Tool-Chain	Verification	Security extension	OUTLOOK
<ul style="list-style-type: none"> Open Source Hardware Security Module (HSRM, SIT, IHP) Semi-automated hardening against power side-channel attacks (RUB) Formally verified RISC-V core and security extension (DFKI) Hardware weak spots, e.g., scan chain (TUB) Automotive demonstrator (IAV, EB) 	<ul style="list-style-type: none"> Spinal HDL OpenRoad KLayout Interoperability with Cadence tool chain works perfectly Scan chain insertion done with Cadence DRC & LVS done in Cadence First try no LVS errors Two tapeouts done 	<ul style="list-style-type: none"> $State_{N+1}=FS(State_N, Input)$ $Output=FO(State_N, Input)$ 16 Cycles – 9 Startup/7 Instruction (75h) Find illegal instructions 37 Base-instructions Correct arithmetic of ALU Read and write of registers Correct functioning of PC Correct interaction with memory 	<ul style="list-style-type: none"> AES words with 32 bits (plaintext + key) Round-based implementation FPGA implementation: 1st order secure 	<ul style="list-style-type: none"> IHP Open Source PDK to fill European open source flow gap Electrical functionality evaluation (waiting for silicon) Demonstrator setup partly started Evaluate risk of found weak spots in the scan chain Develop open IHP PDK-based SRAM cell



Förderungsnummer:
16KIS1339K
Slide edited Sept. 2023

